AMENDMENTS TO THE CLAIMS

1. (Currently Amended) An integrated circuit for liquid crystal display eharacterized in that comprising:

sequentially delayed and an output clock signal in accordance with an input clock signal; and

data latch circuitry for receiving a plurality of display data signals corresponding to a display

data input signal each having a respective point of change, said data latch circuitry for outputting the

plurality of display data signals each sequentially delayed in accordance with the plurality of

internal clock signals, wherein multiport data output signals are generated with respect to a data

internal clock generating circuitry for generating a plurality of internal clock signals each

- input signal, and points of changing said the plurality of display data output signals with respect to a time base are set with time delays that lag one another during one period of a reference internal clock signal, so that number of simultaneous changes of display data output signals is reduced.
- 2. (Currently Amended) An integrated circuit for liquid crystal display according to claim

 1-characterized in that multi-port data output signals are generated with respect to a data input signal, and points of changing said data output signals with respect to a time base are set with time delays that lag one another during one period of a reference internal clock signal, so that number of simultaneous changes of display data output signals is reduced, wherein the points of changing the data output signals with respect to the time base are set to points respectively delayed from an active edge of the clock output signal by 0.5 period, 1 period, and 1.5 period of the data input signal.
- 3. (Currently Amended) The An integrated circuit for liquid crystal display according to claim 1, wherein the points of changing said the plurality of display data output signals with respect to the time base are set to points respectively having time delays that lag one another from the active edge

of the elock output <u>clock</u> signal by optional integer times as long as a half period of the data input signal.

- 4. (Currently Amended) The An integrated circuit for liquid crystal display according to claim 1, wherein the points of changing said the plurality of display data output signals with respect to the time base are set to points respectively having time delays that lag one another from the active edge of the eloek-output clock signal by optional integer times as long as a half period of the display data input signal and by a delay time produced by a delay circuit added to the optional integer times as long as a half period of the display data input signal.
- 5. (Previously Presented) A liquid crystal display characterized in that multi-port display data output signals are generated with respect to a data input signal, and points of changing said display data output signals with respect to a time base are set with time delays that lag one another during one period of a clock output signal or a reference internal clock signal having a same phase as the clock output signal, so that number of simultaneous changes of display data output signals is reduced.
- 6. (Currently Amended) A liquid crystal display according to claim 5characterized in that multi-port display data output signals are generated with respect to a data input signal, and points of changing said display data output signals with respect to a time base are set with time delays that lag one another during one period of a clock output signal or a reference internal clock signal having a same phase as the clock output signal, so that number of simultaneous changes of display data output signals is reduced, wherein the points of changing the display data output signals with respect

to the time base are set to points respectively delayed from the active edge of the clock output signal by 0.5 period, 1 period, and 1.5 period of the clock input signal or the display data input signal.

- 7. (Currently Amended) The A liquid crystal display according to claim 5, wherein the points of changing the display data output signals with respect to the time base are set to points respectively having time delays that lag one another from the active edge of the clock output signal by optional integer times as long as a half period of the clock input signal or the display data input signal.
- 8. (Currently Amended) The A liquid crystal display according to claim 5, wherein the points of changing the display data output signals with respect to the time base are set to points respectively having time delays that lag one another from the active edge of the clock output signal by optional integer times as long as a half period of the clock input signal or the display data input signal and by a delay time produced by a delay circuit added to the integer times as long as the half period of the clock input signal or the display data input signal.
- 9. (Previously Presented) A driving method of a liquid crystal display characterized in that when red, green and blue color display data composed of plural bits are transferred from a display timing circuit to a TFT drive circuit for driving a TFT liquid crystal panel to display, each transfer is performed with a time delay that lags incrementally for each bit unit formed of plural bits optionally selected from each of said display data.
- 10. (Currently Amended) The A driving method of a liquid crystal display according to claim 9, wherein the bit unit is formed for each of red, green and blue color display data.

4

WDC99 895160-2.050073.0019

09/257,506

11. (Currently Amended) The A driving method of a liquid crystal display according to claim 9,

wherein each bit unit has a part of the plural bits forming the red, green and blue color display data.

12. (Currently Amended) The A driving method of a liquid crystal display according to claim 9,

wherein the bit unit is transferred with a time lag of 2 nanoseconds or longer.

13. (Original) A driver of a liquid crystal display comprising: a TFT drive circuit for driving a

TFT liquid crystal panel to display; a display timing control circuit for transferring red, green and

blue color display data formed of plural bits to the TFT drive circuit for each bit unit formed of

plural bits optionally selected from each of the color display data; and a delay unit provided in the

display timing control circuit to delay the transfer timing between one bit unit and another.

Claims 14-18 (Cancelled)